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I571 ABSTRACT 
An optically intraconnected computer and a reconfigu- 
rable holographic optical element employed therein. 
The basic computer comprises a memory for holding a 
sequence of instructions to be executed: logic for ac- 
cessing the instructions in sequence; logic for determin- 
ing for each the instruction the function to be per- 
formed and the effective address thereof: a plurality of 
individual elements on a common support substrate 
optimized to perform certain logical sequences em- 
ployed in executing the instructions; and, element selec- 
tion logic connected to the logic determining the func- 
tion to be performed for each the instruction for deter- 
mining the class of each function and for causing the 
instruction to be executed by those the elements which 
perform those associated the logical sequences affecting 
the instruction execution in an optimum manner. In the 
optically intraconnected version, the element selection 
logic is adapted for transmitting and switching signals 
to the elements optically. 
Oct. 1986, pp. 1109-1 118. 
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OPTICALLY INTRACONNECTED COMPUTER 
EMPLOYING DYNAMICALLY 
RECONFIGURABLE HOLOGRAPHIC OPTICAL 
ELEMENT 
ORIGIN OF T H E  INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
The present invention relates to digital computer 
architectures and internal communications thereof and, 
more particularly, to an optically intraconnected com- 
puter comprising, a memory for holding a sequence of 
instructions to be executed logic for accessing the in- 
structions in sequence; logic for determining for each 
instruction the function to be performed and the effec- 
tive address thereof; a plurality of individual elements 
on a common support substrate optimized to perform 
certain logical sequences employed in executing the 
instructions; and, element selection logic connected to 
the logic determining the function to be performed for 
each instruction for determining the class of each func- 
tion and for causing the instruction to be executed by 
those elements which perform the associated logical 
sequences affecting the instruction execution in an opti- 
mum manner; wherein, the element selection logic in- 
cludes means for transmitting and switching signals to 
the elements optically comprising, a holographic opti- 
cal element including a holographic reflective surface 
mounted adjacent and parallel to the common support 
substrate; a plurality of light source means camed by 
the common support substrate for directing signal- 
modified light beams towards the holographic reflec- 
tive surface to be reflected thereby back towards the 
common support substrate; and, a plurality of light 
detecting means camed by the common support sub- 
strate and operably connected to respective ones of the 
elements to provide electrical signals thereto for detect- 
ing selected ones of the light beams as reflected by the 
holographic reflective surface and providing associated 
electrical signals derived from the reflected light beams. 
In its simplest description, a digital computer is a 
device which executes a series of instructions relative to 
a set of data to accomplish a result. A very basic prior 
art digital computer is generally indicated as 10 in FIG. 
1. The computer 10 has a memory 12 containing instruc- 
tions and data and an arithmetic and logic unit (ALU) 
14 connected to a clock 16. The ALU 14 includes regis- 
ters and logic to repetitively perform the functions 
shown in FIG. 2. As part of performing its computing 
functions, the ALU 14 can read from and write to the 
memory 12 on an individually addressable basis; that is, 
the memory 12 comprises a matrix of individually ad- 
dressable locations containing binary (digital) informia- 
tion which can be employed as either an instruction or 
L 
mine the function to be performed (Le. add, multiply, 
etc.) and the effective address of the data (Le. one of the 
registers, a location in memory 12, etc.). The ALU 14 
then performs the indicated function employing pre- 
5 established hardware instruction performance logic 18. 
As can be appreciated, the design and construction of 
a “new” digital computer operating as above was a time 
consuming task. As vacuum tubes gave way to discrete 
component transistors, and the like, and then to inte- 
10 grated circuits; and, as the evolutionary period between 
new integrated circuits and the technology of produc- 
ing them became less and less, the designing and imple- 
menting of the pre-established hardware instruction 
performance logic 18 as described above became more 
Is and more impractical. Microprocessor design tradition- 
ally involves much combinational (random). custom 
logic in the layout of the ALU. In such an implementa- 
tion, the basic instruction set of the central processing 
unit (CPU) which executes the CPU’s instruction set is *’ embedded in difficult-to-modify logic which is not pro- 
grammable, being embodied in immutable hardware. 
This approach suffers from unpredictable logic errors, 
delays caused by the impedance of the conductors, and 
requires excessive space on the CPU’s chip. Thus, the 
” instruction execution rate-and the clock speed-are 
degraded significantly from that attainable by the CPU. 
Attempts to make programmable instruction sets 
have resulted in the development of micro-coded CPUs 
3o operating as depicted in FIG. 3. Whereas the basic 
instructional fetching and evaluation procedure of prior 
computers is retained, a micro-coded CPU’s hardware- 
implemented instructions are minimized to a set of 
“standard” operations which can be performed in vari- 
3s ous combinations to accomplish more complex “in- 
structions”. The instruction definitions are embodied in 
sequences of “micro-code” instructions or firmware 20 
typically contained in erasable programmable read only 
memory (EPROM) 22. The EPROM memory 22 may 
40 be erased by flooding with ultraviolet light, or electri- 
cally (EEPROMS). This family of machines is easily 
modified, but also suffers similar speed degradation. 
Moreover, while “easily” modifiable to a new configu- 
ration, such modification is a bench top undertaking and 
45 is not adaptable to on-line and/or real-time reconfigura- 
tion. 
In one approach to the residual problems of micro- 
coded computers, reduced instruction set computers 
(RISC) have been designed. They are compact and fast, 
50 but can only be customized for a limited group of opera- 
tions. 
STATEMENT OF THE INVENTION 
This invention provides a new computer architecture 
55 family which is fast, compact, easily reconfigurable, 
and, in some cases, even dynamically reconfigurable as 
to its performed instruction definitions. 
The foregoing is accomplished in a computer includ- 
ing a memory for holding a sequence of instructions to 
a piece of data by the ALU 14. The operation of the 60 
ALU 14 and its accesses to the memory 12 are con- 
trolled by the clock 16 in that the pulses of the clock 16 
determine the points in time when the functional ele- 
ments of the ALU 14 can perform and the memory 12 
can be read from and written to. 
As depicted by FIG. 2, the ALU 14 sequentially 
fetches the next instruction to be executed from the 
memory 12. The instruction is then inspected to deter-’ 
65 
be- executed, logic for accessing the instructions in se- 
quence, logic for determining for each instruction the 
function to be performed and the effective address 
thereof, and logic for executing each instruction, by the 
improvement of the present invention comprising, the 
logic for executing instructions comprising a plurality 
of individual elements on a common support substrate 
optimized to perform certain logical sequences em- 
ployed in executing instructions; and, element selection 
5.115.497 
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logic connected to the logic determining the function to 
be performed for each instruction for determining the 
class of each function and for causing the instruction to 
be executed by those elements which perform the asso- 
ciated logical sequences affecting the instruction execu- 
tion in an optimum manner. 
In the preferred embodiment, the element selection 
logic includes means for accepting dynamic inputs des- 
ignating changes in the operating environment of the 
computer and means for changing the ones of the ele- 
ments which execute each instruction whereby instruc- 
tion execution is affected in an optimum manner for the 
present dynamic conditions. 
Optionally, the elements can comprise individual 
arithmetic and logic units contained on a single central 
processor unit chip; or, the elements can comprise indi- 
vidual reduced instruction set computers contained on a 
single central processor unit chip. 
Further in the preferred embodiment, the element 
selection logic portion for causing the instruction to be 
executed by the elements which perform those associ- 
ated logical sequences affecting the instruction execu- 
tion in an optimum manner includes means for transmit- 
ting and switching signals to the elements optically. 
The preferred means for transmitting and switching 
signals to the elements optically comprises, a holo- 
graphic optical element including a holographic reflec- 
tive surface mounted adjacent and parallel to the com- 
mon support substrate; a plurality of light source means 
carried by the common support substrate for directing 
signal-modified light beams towards the holographic 
reflective surface to be reflected thereby back towards 
the common support substrate; and, a plurality of light 
detecting means camed by the common support sub- 
strate and operably connected to respective ones of the 
elements to provide electrical signals thereto for detect- 
ing selected ones of the light beams as reflected by the 
holographic reflective surface and providing associated 
electrical signals derived from the reflected light beams. 
In one embodiment, there are means for switching the 
light source means on and off to determine which ones 
of the light detecting means received the reflected light 
beams whereby the sequence of the elements receiving 
and processing the signals is determined. 
In the preferred embodiment, light modulation means 
are disposed between the light source means and the 
light detecting means for selectively blocking and pass- 
ing the light beams whereby the sequence of the ele- 
ments receiving and processing the signals is deter- 
mined. 
The preferred light modulation means is a novel 
reconfigurable holographic optical element including a 
holographic reflective surface mounted adjacent and 
parallel to  the common support substrate and light mod- 
ulation means disposed adjacent the holographic reflec- 
tive surface for selectively blocking and passing light 
4 
embodiments thereof. The HOE and its use in conjunc- 
tion with VLSI is described in great detail in the follow- 
ing publications, of which copies are being filed con- 
temporaneously herewith: 
S 1. HOLOGRAPHIC OPTICAL INTERCON- 
NECTS FOR VLSI by L. A. Bergman, et ai. as 
reprinted from "Optical Engineering" 25( lo), 
1109-1 118 (October 1986). 
CONNECTIONS FOR VLSI by L. A. Bergman, 
et al. as reprinted from "IEEE Transactions on 
Electron Devices", Vol. ED-34, No. 3, (March 
1987). 
2. IMPLEMENTATION O F  OPTICAL INTER- 
10 
3. APPLICATIONS AND DESIGN CONSIDER- 
15 ATIONS FOR OPTICAL INTERCONNECTS 
IN VLSI by L. A. Bergman, et al. as reprinted 
from "SPIE', Vol. 625, 117-126 (1986). 
Discussion of the Cited References 
The HOE device as described in the above- 
20 referenced articles is incorporated into various embodi- 
ments of the present invention and a novel variation is 
disclosed herein as part of the present invention. The 
above-referenced articles do not show or suggest the 
use of a HOE as in the present invention or the novel 
25 variation of a HOE (Le. a dynamically reconfigurable 
HOE) as is part of this invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a simplified block diagram of a basic prior 
FIG. 2 is a functional block diagram of the operation 
of the computer architecture of FIG. 1. 
FIG. 3 is a functional block diagram of the operation 
of another prior art computer architecture of the micro- 
FIG. 4 is a simplified side view of a HOE being used 
to broadcast signals from one part of an adjacent com- 
puter chip to other parts of the chip optically. 
FIG. 5 is a semi-functional block diagram of a com- 
40 puter architecture according to the present invention in 
a basic embodiment thereof not employing a HOE 
therein. 
FIG. 6 is a semi-functional block diagram of a com- 
puter architecture according to the present invention in 
45 a basic embodiment thereof employing a prior art HOE 
therein. 
FIG. 7 is a semi-functional block diagram of a com- 
puter architecture according to the present invention in 
a semi-preferred embodiment thereof employing a 
FIGS. 8(u)-8(4 are simplified side views of a HOE 
being used to transmit signals from one part of an adja- 
cent computer chip to another part of the chip optically 
in the manner of FIG. 4 and showing the difference in 
55 the passive operation of a prior art HOE and active 
operation of a dynamically reconfigurable HOE ac- 
30 art computer architecture. 
35 code executing variety. 
50 reconfigurable HOE of the present invention therein. 
beams from reflecting from the holographic reflective cording to the present invention. 
surface at individual pixel positions thereof; and, means FIG. 9 is a simplified side view in the manner of 
for switching the light modulation means on and off at FIGS. 4 and 8 of the dynamically reconhgurable HOE 
the individual pixel positions thereof to determine 60 of the present invention being used to control the trans- 
which ones of the light detecting means receive the mission of signals from one part of an adjacent com- 
reflected light beams whereby the sequence of the ele- puter chip to another part of the chip optically. 
ments receiving and processing the signals is deter- FIG. 10 is a perspective representation of the manner 
mined. of operation of the reconfigurable HOE of the present 
65 invention as shown in FIG. 9. 
FIG. 11 is a semi-functional block diagram of a com- 
puter architecture according to the present invention in 
its preferred embodiment employing a reconfigurable 
List of Cited References 
A device called a holographic optical element (HOE) 
is incorporated into several of the embodiments of the 
present invention and forms the heart of the preferred 
5,115,497 
5 6 
HOE of the present invention therein responding to from the light source selector 44 are directed to the 
both internal and external influences in the dynamic reflecting surface 6f the HOE 24 to be reflected thereby 
reconfiguration of the HOE. to the desired RISC processor 34. The switching logic 
42 is, in turn, basically controlled by the logic at 46 
5 which determines the function to perform and its func- DETAILED DESCRIPTION O F  T H E  
tional class; but, preferably, can be controlled as well by INVENTION 
Prior tO an actual description of the various computer dynamic inputs 42 reponding to changed conditions as 
architectures which form the family Of the present in- in the prior embodiment. Both this embodiment and the 
vention, brief mention should be made of the HOE prior embodiment of FIG. 5 can be totally hardware 
device employed therein. While those interested can get 10 oriented; or, if desired, either embodiment can be oper- 
detailed information about HOES and their use from the ated as a microcoded computer by having the RISC 
above-referenced articles, the aspects thereof of Partic- processors access microcode firmware 20 as depicted in 
ular interest to the present invention are shown in sim- FIG. 6. 
plified form in FIG. 4. Basically, the HOE 24 can be In the semi-preferred embodiment of the present in- thought of as an optical switching surface. The chip 26 15 vention shown in the functional block diagram of FIG, 
and 24 are physically JuxtaPsed in parallel 7, the firmware/semi-software instruction sets of the 
spaced relationship to one another. The chip 26 contains are eliminated along with their 
One Or more 28 Of a laser beam 30 which is physical interconnections and the problems associated 
directed towards the surface of the HOE 24. The laser therewith. The 6.microtodevv is embodied within the 
beam(s) 30 are reflected by the surface Of 2o holographic surface of the reconfigurable HOE 48 and 
the HOE 24 back towards the chip 26 to be detected by is directing the laser beam 
containing the execution data from one area of the jux- one or  more optical detectors 32 wherein an electrical signal is created for further use by the logic of the chip 
26. Thus, signal transmissions can be made at light speed Before continuing to the preferred embodiment of the without the delays, and the like, associated with electri- 25 present invention, it is necessary to digress briefly to the cally conductive paths. Moreover “broadcast” trans- drawings of FIGS. 8-10 wherein a novel dynamically missions can be made to multiple points simultaneously 
reconfigurable HOE 48, as is part of the present inven- and the problems of complex interconnection layout 
between points on the chip 26 are eliminated. Again, tion and necessary thereto, is shown and distinguished 
this procedure and the physiology required therefor are 30 Over the basic 24 in simp1ified form* The recon- 
vided herewith. spatial light modulator (SLM) 50 disposed over (or as 
present invention is shown in simplified form. t4’ facing the chip 26’. The spatial light modulator 50 
the art computer of FIG. 2; that is, the function which each pixel position of a two-dimensional matrix 
performance is accomplished by hardware instruction can be individually modified as to its light passage quali- 
logic. In this embediment of the present invention, how- ties through electrical, magnetic, or other, means. A 
ever, the hardware instruction logic is contained in common example of such devices is familiar from SO- 
individualized RISC processors 34 contained On the 40 called “liquid Crystal” displays as employed in Wrist- 
cpu chip 36. Each ofthe RISC processors 34 is config- watches, and the like. As with the HOE itself, the spa- 
ured to perform an optimized instruction Set. When the tial light modulator art is a dynamic art changing and 
next instruction to perform has been fetched from mem- improving daily and those interested in the specifics Of  
ory 12, its function class is determined and input to the latest developments in that art are directed to the 
processor selection logic 38, which determines which of 45 literature generally available. In the interest Of SimpliC- 
the RISC processors 34 is k t  suited (i.e. specifically ity and the avoidance of redundancy, details of spatial 
designed) to perform that function. In the preferred light modulators and their operation will be omitted 
embodiment, the processor selection logic 38 also re- herein. It is sufficient to say for PUr~oSes Of the present 
spends to dynamic inputs at 40 whereby the selection of invention that, either as a replacement for or in addition 
the RISC processor(s) 34 can be modified as a function 50 to the holographic surface of the HOE 2 4 ,  the dynami- 
of changing dynamic conditions. It should be noted in cally changable SLM 50 can be changed under the 
this regard that the embodiment of FIG. 5 is different Control Of reconfiguration inputs at 52 to, in turn, 
from a multi-processor computer architecture wherein change the switching sequence of the HOE 24’. It 
functional sequences of instructions Or “programs” are should also be noted that while the spatial light modula- 
assigned to different ones of interconnected computers 55 tion takes place on or directly adjacent to the holo- 
(CPUs) for execution. In this embodiment of the present graphic reflective surface of the HOE in the example 
invention, the execution of each instruction in sequence depicted and described herein, as those skilled in the art 
is selectably and switchably accomplished by an appro- will recognize and appreciate, the SLM could be inter- 
priate RISC processor 34 contained within a single posed in the path of the light beam at a distance and its 
CPU 36. 60 operation affected through the use of focusing optics 
The functional operation of another embodiment of well known in the art. While not preferred, a device 
the present invention is shown in FIG. 6 wherein multi- operating as what could be referred to as a transmitting 
pie RISC processors 34 are again employed and a HOE HOE (i.e. a form of pixel-oriented, matrix, spatial light 
24 is employed in its switching capacity to cause perfor- modulator), as is known in the art, could also be em- 
mance, in each case, through an optical interface by the 65 ployed in place of a reflective HOE. Also, the reflective 
RISC processor 34 best suited to the circumstances at surface of the HOE could comprise a plurality of reflec- 
the time. The HOE 24 is controlled by the switching tive angles instead of a holographic surface, per se, 
logic 42 which controls which of the laser beams 30 within the scope and spirit of the present invention. 
by 
cpu chip 36 to another. 
dwf ibed  in detail in the above-listed documents pro- 
Turning now to FIG. 5, a basic implementation of the 
b u r a b l e  a basic HOE 2 4  having a 
the holographic reflective surface of the HOE 
m c e ,  the computer of FIG. 5 operates in the manner of 35 (or light valve) is a device presently known in the art by 
part 
5,115, 
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The difference in operation between a prior art HOE 
24 as employed in the present invention in the embodi- 
ment of FIG. 6 and the novel reconfigurable HOE 48 
employed in the preferred embodiments can be under- 
stood best with reference to FIGS. 8(0) through 8(4. 5 
FIGS. 8(a) and 8(b) show the operation of a standard 
HOE 24. To communicate with detector “A”, the laser 
beam 31) from laser source “A” is turned on and re- 
flected from the holographic reflective surface of the 
HOE 24 at point “A” as depicted in FIG. 8(a). To com- 10 
municate with detector “B”, on the other hand, the 
laser beam 30 from laser source “B” is turned on and 
reflected from the holographic reflective surface of the 
HOE 24 at point “ B  as depicted in FIG. 8(b). Thus, 
since the HOE 24 is a passive device, switching through 15 
its use can only be accomplished through the control of 
the source(s) 28 of the laser beam@) 30. 
By contrast, as depicted in FIGS. 8(c) and 8(4, the 
reconfigurable HOE 48 is a dynamic or active device. 
Multiple laser beams 30 from multiple sources 28 can be 20 
directed at the reflective holographic surface of the 
HOE 24’ continually. Switching is accomplished by 
controlling the light passing qualities of the pixel posi- 
tions of the SLM 50. For example, as shown in FIG. 
&(E), To communicate with detector “A“, the laser 25 
beam 30 from laser source “A” is allowed to reflect 
from the holographic reflective surface of the HOE 24 
at point “A” while the pixel 54 of the SLM 48 at point 
“B’ is darkened to prevent the laser beam 30 from 
source “B” to pass through and be reflected. To com- 30 
municate with detector “B”, on the other hand, the 
pixels 54 are reversed so that the laser beam 30 from 
laser source “ B  is reflected from the holographic re- 
flective surface of the HOE 24 at point “B” and the 
laser beam 30 from laser source “A” is blocked, as de- 35 
picted in FIG. 8(4. 
Turning now to FIG. 11 in combination with FIG. 
10, the preferred embodiment of the present invention 
will now be described functionally. In this embodiment, 
the instruction sets are physically removed from the 40 
CPU and instructions are to one or more ALUs (as 
appropriate) via light signals, with input and output 
signals routed point-to-point by the reconfigurable 
HOE 48 under the control of the reconfiguration logic 
56 with inputs from the logic determining the function 45 
and class 46 as well as dynamic inputs 40. The light 
signals are preferably generated by laser diodes and 
received by photodiodes as described in the above- 
referenced literature. Functionally, this embodiment 
may be envisioned as several RISC designs overlaid on 50 
a common VLSI substrate with each RISC being de- 
signed specifically for a specific operation such as Bool- 
ean operations, control, convolution, and the like in the 
manner previously described with respect to FIGS. 5-7. 
Each subset of instructions is mapped onto one of the 55 
ALUs by the HOE 50, the specific subset desired being 
switched by turning on one set of laser diodes while 
switching off all the other sets, and/or by electronically 
selecting signals to be sent via a single set of laser di- 
odes, etc. Thus, instruction set changes may be made 60 
fairly rapidly. In basic form, the foregoing description 
also applies to the embodiment of FIG. 7 as previously 
discussed. In this embodiment, however, in addition to 
having multiple ALUs on the CPU portion of the chip 
so as to take advantage of specialized “hardware” capa- 65 
bilities in each case as appropriate, the HOE 48 itself is 
dynamically reprogramable by the reconfiguration 
logic 56 in response to dynamic inputs at  40. As a result, 
497 
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changes can be made very rapidly; in fact, it is contem- 
plated that, possibly, changes will be able to be affected 
at clock speed. 
I claim: 
1. In a computer including a memory for holding a 
sequence of instructions to be executed, logic for ac- 
cessing the instructions in sequence, logic for determin- 
ing for each instruction a function to be performed and 
an effective address thereof, and logic for executing 
each instruction, the improvement wherein: 
(a) the logic for executing instructions comprises: 
a plurality of individual elements on a common 
support substrate optimized to perform certain 
logical sequences employed in executing instruc- 
tions; and 
(b) the computer comprises: 
element selection logic means connected to the 
logic determining the function to be performed 
for each instruction for determining a class of 
each function and for causing the instruction to 
be executed by those of said elements which 
perform those of said logical sequences affecting 
the instruction execution in an optimum manner. 
2. The improvement to a computer of claim 1 
said element selection logic means includes means for 
accepting dynamic inputs designating changes in 
an operating environment of the computer and 
means for changing the ones of said elements 
which execute each instruction as a function of said 
dynamic inputs whereby instruction execution is 
affected in an optimum manner for the present 
dynamic conditions. 
3. The improvement to a computer of claim 1 
said elements comprise individual arithmetic and 
logic units contained on a single central processor 
unit chip. 
4. The improvement to a computer of claim 1 
said elements comprise individual reduced instruction 
set computers contained on a single central proces- 
sor unit chip. 
5. The improvement to a computer of claim 1 
said element selection logic means portion for causing 
the instruction to be executed by those of said ele- 
ments which perform those of said logical sequen- 
ces affecting the instruction execution in an opti- 
mum manner includes means for transmitting and 
switching signals to said elements optically. 
6. The improvement to a computer of claim 5 
wherein said means for transmitting and switching sig- 
nals to said elements optically comprises: 
a) a holographic optical element including a holo- 
graphic reflective surface mounted adjacent and 
parallel to said common support substrate; 
b) a plurality of light source means carried by said 
common support substrate for directing signal- 
modified light beams towards said holographic 
reflective surface to be reflected thereby back 
towards said common support substrate; and, 
c) a plurality of light detecting means carried by said 
common support substrate and operably connected 
to respective ones of said elements to provide elec- 
trical signals thereto for detecting selected ones of 
said light beams as reflected by said holographic 
reflective surface and for providing associated 
wherein: 
wherein: 
wherein: 
wherein: 
5,115,497 
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electrical signals derived from said reflected light (c) causing the instruction to be executed by those 
beams to said elements. elements which perform the associated logical se- 
7. The improvement to a computer of claim 6 and quences affecting the instruction execution in an 
means for individually and selectively switching said 5 12. The method of claim 11 and additionally compris- 
light source means on and off to determine which 
ones of said light detecting means receive said a) accepting dynamic inputs designating changes in 
reflected light beams whereby the sequence of said an operating environment of the computer: and, 
elements receiving and processing said signals is b) changing the ones of the elements which execute 
determined. each instruction as a function of the dynamic inputs 
8. The improvement to a computer of claim 6 and whereby instruction execution is affected in an 
optimum manner for the present dynamic condi- 
light modulation means disposed between said light tions. 
murce means and said light detecting means for 13. The method of claim 11 wherein said step of caus- 
individually and selectively blocking and passing I5 ing the instruction to be executed by the elements which 
said light beams whereby the sequence of said ele- perform the associated logical sequences affecting the 
ments receiving and processing said signals is de- instruction execution in an optimum manner includes 
termined. the step of: 
9. The improvement to a computer of claim 8 optically transmitting and switching signals to the 
said light modulation means is disposed adjacent said 14. The method of claim 13 wherein said step of opti- 
reflective surface of said holographic optical ele- cally transmitting and switching signals to the elements 
ment. comprises the steps of: 
10. The improvement to a computer of claim 5 a) disposing a holographic optical element including a 
wherein said means for optically transmitting and 25 holographic reflective surface adjacent and parallel 
switching signals to said elements comprises: to the common support substrate; 
a) a reconfigurable holographic optical element de- b) disposing a plurality of light sources on the com- 
vice including a holographic reflective surface mon support substrate for directing signal-modified 
mounted adjacent and parallel to said common light beams towards the holographic reflective 
support substrate and including light modulation 30 surface to be reflected thereby back towards the 
means disposed adjacent said holographic reflec- . common support substrate; 
tive surface for selectively blocking and passing c) disposing a plurality of light detectors on the com- 
light beams from reflecting from said holographic mon support substrate and operably connecting 
reflective surface at individual pixel positions them to respective ones of the elements to provide 
thereof; 35 electrical signals thereto; 
b) a plurality of light source means carried by said d) selectively switching the light sources on and off 
common support substrate for directing signal- to determine which ones of the light detector re- 
modified light beams towards said holographic ceive the reflected light beams; and, 
reflective surface to be reflected thereby back e) detecting selected ones of the light beams as re- 
towards said common support substrate; flected by the holographic reflective surface and 
c) a plurality of light detecting means carried by said providing associated electrical signals derived 
common support substrate and operably connected from the reflected light beams whereby the se- 
to respective ones of said elements to provide elec- quence of the elements receiving and processing 
trical signals thereto for detecting selected ones of the signals is determined. 
said light beams as reflected by said holographic 45 15. The method of claim 13 wherein said step of trans- 
reflective surface and for providing associated mitting and switching signals to the elements optically 
electrical signals derived from said reflected light comprises the steps of: 
beams to said elements; and, a) disposing a reconfigurable holographic optical 
d) means for switching said light modulation means element including a holographic reflective surface 
on and off at said individual pixel positions thereof 50 and light modulation means adjacent the holo- 
to determine which ones of said light detecting graphic reflective surface for selectively blocking 
means receive said reflected light beams whereby and passing light beams from reflecting from the 
the sequence of said elements receiving and pro- holographic reflective surface at individual pixel 
cessing said signals is determined. positions thereof adjacent and parallel to the com- 
11. In a computer including a memory for holding a 55 mon support substrate;. 
b) disposing a plurality of light sources on the com- 
mon support substrate for directing signal-modified 
light beams towards the holographic reflective 
surface to be reflected thereby back towards the 
common support substrate; 
c) disposing a plurality of light detectors on the com- 
mon support substrate and operably cbnnecting 
them to respective ones of the elements to provide 
electrical signals thereto; 
d) selectively switching the light modulation means 
on and off at the individual pixel positions thereof 
to determine which ones of the light detecting 
means receive the reflected light beams; and, 
additionally comprising: optimum manner. 
ing the steps of: 
10 
additionally comprising: 
wherein: 20 elements. 
40 
sequence of instructions to be executed, logic for ac- 
cesing the instructions in sequence, logic for determin- 
ing for each instruction a function to be performed and 
an effective address thereof, and logic for executing 
each instruction, a method of operation by said com- 60 
puter, wherein said logic for executing each instruction 
comprises a plurality of individual elements on a com- 
mon support substrate with each element optimized to 
perform certain logical sequences employed in execut- 
ing instructions, said method comprising for each in- 65 
struction the steps of: 
(a) determining the function to be performed; 
(b) determining a class of each function; 
5,115,497 
11 12 
e) detecting selected ones of the light beams as re- means for switching said light source means on and 
flected by the holographic reflective surface and off to determine which ones of said light detecting 
providing associated electrical signals derived means receive said reflected light beams whereby 
from the reflected light beams to the associated the sequence of said elements receiving and pro- 
elements whereby the sequence of the elements 
receiving and processing the signals is determined. 
16. A computer comprising: 
(a) a memory for holding a sequence of instructions to 
(b) logic for accessing said instructions in sequence; 
(c) logic for determining for each said instruction a 
function to be performed and an effective address 
thereof; 
(d) a plurality of individual elements on a common 
support substrate optimized to perform certain 
logical sequences employed in executing said in- 
structions; and, 
(e) element selection logic means connected to said 
logic determining the function to be performed for 
be executed; 
5 cessing said signals is determined. 
23. The computer of claim 21 and additionally com- 
light modulation means disposed between said light 
source means and said light detecting means selec- 
10 tively blocking and passing said light beams 
whereby the sequence of said elements receiving 
and processing said signals is determined. 
prising: 
24. The computer of claim 23 wherein: 
said light modulation means is disposed adjacent said 
reflective surface of said holographic optical ele- 
ment. 
25. The computer of claim 20 wherein said means for 
transmitting and switching signals to said elements opti- 
cally comprises: 
15 
e&h said instruction for determining a class of each 20 
function and for causing the instruction to be exe- 
cuted by those of said elements which perform 
those of said logical sequences affecting the in- 
struction execution in an optimum manner. 
17. The computer of claim 16 wherein: 
said element selection logic means includes means for 
accepting dynamic inputs designating changes in 
an operating environment of the computer and 
means for changing the ones of said elements 
which execute each instruction as a function of said 30 
dynamic inputs whereby instruction execution is 
affected in an optimum manner for the present 
dynamic conditions. 
25 
18. The computer of claim 16 wherein: 
said elements comprise individual arithmetic and 35 
logic units contained on a single central processor 
unit chip. 
19. The computer of claim 16 wherein: 
said elements comprise individual reduced instruction 
set computers contained on a single central proces- 40 
sor unit chip. 
20. The computer of claim 16 wherein: 
said element selection logic means portion for causing 
the instruction to be executed by those of said ele- 
ments which perform those of said logical sequen- 45 
ces affecting the instruction execution in an opti- 
mum manner including means for transmitting and 
a) a reconfigurable holographic optical element in- 
cluding a holographic reflective surface mounted 
adjacent and parallel to said common support sub- 
strate and light modulation means disposed adja- 
cent said holographic reflective surface for selec- 
tively blocking and passing light beams from re- 
flecting from said holographic reflective surface at 
individual pixel positions thereof; 
b) a plurality of light source means carried by said 
common support substrate for directing signal- 
modified light beams towards said holographic 
reflective surface to be reflected thereby back 
towards said common support substrate; 
c) a plurality of light detecting means carried by said 
common support substrate and operably connected 
to respective ones of said elements to provide elec- 
trical signals thereto for detecting selected ones of 
said light beams as reflected by said holographic 
reflective surface and providing associated electri- 
cal signals derived from said reflected light beams 
to said elements; and, 
d) means for switching said light modulation means 
on and off at said individual pixel positions thereof 
to determine which ones of said light detecting 
means receive said reflected light beams whereby 
the sequence of said elements receiving and pro- 
cessing said signals is determined. 
26. An optically intraconnected computer compris- 
switching signals to &id elements optically. ing: 
21. The computer of claim 20 whereinsaid means for 
transmitting and switching signals to said elements opti- 50 
cdly comprises: 
a) a holographic optical element including a holo- 
graphic reflective surface mounted adjacent and 
parallel to said common support substrate; 
b) a plurality of light source means carried by said 55 
common support substrate for directing signal- 
modified light beams towards said holographic 
reflective surface to be reflected thereby back 
towards said common support substrate; and, 
c) a plurality of light detecting means carried by said MI 
common support substrate and operably connected 
to respective ones of said elements to provide elec- 
trical signals thereto for detecting selected ones of 
said light beams as reflected by said holographic 
reflective surface and providing associated electri- 65 
cal signals derived from said reflected light beams. 
22. The computer of claim 21 and additionally com- 
prising: 
a) a memory for holding a sequence of instructions to 
b) logic for accessing said instructions in sequence; 
c) logic for determining for each said instruction the 
function to be performed and the effective address 
thereof; 
d) a plurality of individual elements on a common 
support substrate optimized to perform certain 
logical sequences employed in executing said in- 
structions; and, 
e) element selection logic means connected to said 
logic determining the function to be performed for 
each said instruction for determining the class of 
each function and for causink the instruction to be 
executed by those said elements which perform 
those associated said logical sequences affecting 
the instruction execution in an optimum manner, 
said element selection logic means including means 
for transmitting and switching signals to said ele- 
ments optically comprising, 
be executed, 
13 
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e l )  a holographic optical element including a holo- face for selectively blocking and passing light 
graphic reflective surface mounted adjacent and beams from reflecting from said holographic re- 
parallel to said common support substrate; flective surface at individual pixel positions 
e2) a plurality of light source means carried by said thereof; and additionally comprising, 
common support substrate for directing signal- 5 b) means for switching said light modulation means 
modified light beams towards said holographic on and off at said individual pixel positions thereof 
reflective surface to be reflected thereby back to determine which ones of said light detecting 
towards said common support substrate; and, means receive said reflected light beams whereby 
e3) a plurality of light detecting means carried by the sequence of said elements receiving and pro- 
said common support substrate and operably 10 cessing said signals is determined. 
connected to respective ones of said elements to 34. In a computer including a memory for holding a 
provide electrical signals thereto for detecting sequence of instructions to be executed, logic for ac- 
selected ones of said light beams as reflected by cessing the instructions in sequence, logic for determin- 
said holographic reflective surface and provid- ing for each instruction a function to be performed and 
ing associated electrical signals derived from I5 an effective address thereof, and logic for executing 
said reflected light beams to said elements. each instruction, the improvement wherein: 
27. The optically intraconnected computer of claim 
said element selection logic means additionally in- 
cludes means for accepting dynamic inputs desig- 20 
nating changes in the operating environment of the 
optically intraconnected computer and means for 
changing the ones of said elements which execute 
each instruction whereby instruction execution is 
affected in an optimum manner for the present 25 
dynamic conditions. 
a) the logic for executing instructions comprises: 
26 wherein: a plurality of individual elements on a common 
support substrate optimized to perform certain 
logical sequences employed in executing instruc- 
tion; and 
b) the computer comprises: 
element selection logic means connected to the 
logic determining the function to be performed 
for each instruction for determining a class of 
each function and for causing the instruction to 
28. The optically intraconnected computer of claim be executed by those of said elements which 
perform those of said logical sequences affecting 
said elements comprise individual arithmetic and the instruction execution in an optimum manner, 
logic units contained on a single central processor 30 said element selection logic means including 
unit chip. means for accepting dynamic inputs designating 
changes in an operating environment of the com- 
puter and means for changing the ones of said 
elements which execute each instruction as a 
function of said dynamic inputs whereby instruc- 
tion execution is affected in an optimum manner 
for the present dynamic conditions. 
. 
26 wherein: 
29. The optically intraconnected computer of claim 
said elements comprise individual reduced instruction 
26 wherein: 
set computers contained on a single central proces- 35 
sor unit chip. 
30. The optically intraconnected computer of claim 
35. A computer comprising: 
means for switching said light source means on and (a) a memory for holding a sequence of instructions to 
off to determine which ones of said light detecting 40 
means received said reflected light beams whereby (b) logic for accessing said instructions in sequence; 
the sequence of said elements receiving and pro- (c) logic for determining for each said instruction a 
cessing said signals is determined. function to be performed and an effective address 
31. The optically intraconnected computer of claim thereof; 
(d) a plurality of individual elements on a common 
light modulation means disposed between said light support substrate optimized to perform certain 
source means and said light detecting means for logical sequences employed in executing said in- 
selectively blocking and passing said light beams structions; and, 
whereby the sequence of said elements receiving (e) element selection logic means connected to said 
and processing said signals is determined. logic determining the function to be performed for 
32. The optically intraconnected computer of claim each said instruction for determining a class of each 
function and for causing the instruction to be exe- 
said light modulation means is disposed adjacent said cuted by those said elements which perform those 
reflective surface of said holographic optical ele- associated said logical sequences affecting the in- 
ment. 55 struction execution in an optimum manner, said 
33. The optically intraconnected computer of claim element selection logic means including means for 
accepting dynamic inputs designating changes in 
a) said holographic optical element of said means for the operating environment of the computer and 
transmitting and switching signals to said elements means for changing the ones of said elements 
optically comprises a reconfigurable holographic 60 which execute each instruction as a function of said 
optical element including a holographic reflective dynamic inputs whereby instruction execution is 
surface mounted adjacent and parallel to said com- affectdl in an optimum manner for the present 
mon support substrate and light modulation means dynamic conditions. 
26 and additionally comprising: 
be executed; 
26 and additionally comprising: 45 
50 
31 wherein: 
26 wherein: 
disposed adjacent said holographic reflective sur- . . * e .  
65 
